For the gate last integration scheme, dummy poly silicon gate removal is one of the indispensable processes either for a high-k first or a high-k last route. In this paper, experimental results of dummy poly silicon gate removal using TetraMethyl Ammonium Hydroxide (TMAH) chemical etching are presented. The preliminary results show that the poly silicon removal rate was highly sensitive to the wet etch conditions. By optimizing the wet etch conditions, high selectivity of poly silicon with respect to SiO 2 , Si 3 N 4 and hafnium silicon oxynitride (HfSiON) was obtained. A gate trench of critical dimension (CD) of about 70 nm without poly silicon residue was fabricated using optimized conditions. The excellent etch capability of the optimized wet etch process was also demonstrated by controlling trench profiles.
I. Introduction
As CMOS logic devices are scaled in their dimensions from 45 to the 32 nm node, a lot of advanced process technologies may have to be introduced to overcome barriers introduced by pitch scaling, such as the extension of immersion lithography, mobility enhancement technology, ultra-shallow junction technology, etc (1) . In these technologies, the metal/high-k (MHK) gate stack is of great importance in many aspects such as significantly decreasing the gate tunneling current and gate resistance, eliminating the depletion effect of the poly silicon, the boron penetration problem for PMOSFET; and alleviating Fermi-level pinning effects (2) . Two integration schemes for MHK engineering can be used. The gate first scheme, which is similar to the conventional CMOS process, and the other is gate last scheme. By now, the gate last scheme have prevailed over gate first schemes because the thermal stability of both the high-k and metal gate stack can be maintained by avoiding the high temperature source/drain activation anneal of the MHK stack (3). For the gate last scheme, we try two different integration routes, high-k first and metal gate last route (high-k first) and pure gate last route (high-k last). For the high-k first/metal gate last route, high-k is deposited before removing the poly silicon dummy gate, and the deposition of the gate metal is done after the removal. For the high-k last route, the high-k was deposited after removing the poly silicon dummy gate, covering the bottom and the sidewalls of the gate trench. For the gate last integration scheme, the dummy poly silicon gate removal is an indispensable process. Both complete poly silicon removal and perfect trench profile control are keys for the dummy poly silicon gate removal process, which will in turn affect the subsequent deposition of the high-k for high-k last scheme or metal gate material for high-k first scheme. This paper presents a series of experimental results of dummy poly silicon gate removal by using TetraMethyl Ammonium Hydroxide (TMAH) chemical etching in order to find an appropriate process to remove dummy poly silicon gate in the gate last integration scheme.
II. Experimental Procedure
The samples were prepared on 4-inch P-type (100) oriented silicon wafers with a resistivity of 8-12 Ω-cm. Hafnium silicon oxynitride (HfSiON) was selected as the high-k material, which was prepared by co-sputtering Hf (99.999%) and Si (99.999%) targets for deposition on silicon substrate with a thin SiO 2 layer (~1nm) on top in Ar/N 2 ambience, followed by a rapid thermal anneal at 900 °C for 30 sec (4). Other dielectric layers were deposited using conventional chemical vapor deposition (CVD) and furnaces. Blanket wafers of the respective films were prepared to monitor the wet chemical etch properties, which are summarized in Table I . Poly silicon gates of critical dimension (CD) of about 70 nm were fabricated by the joint effort of a JEOL6300 E-beam tool and a LAM Rainbow 4520 tool. The isolation spacers were composed of Si 3 N 4 and a low temperature silicon oxide (LTO). LTO was also used as the inter layer dielectric (ILD) in this paper. The electronic grade TMAH aqueous solution was used as the wet chemical for the poly silicon dummy gate. This is usually used as silicon substrate wet etch in the fabrication of micro-electromechanical systems (5) . TMAH concentrations were varied from 10 to 25 vol%, and the processing temperatures were from 50 to 80 °C. All wet etch tests were processed in a quartz tank.
The thickness of the HfSiON layer was measured by a GES5E ellipsometer, and the thickness of the other dielectric layer by a NanoSPEC elcometer. The poly silicon gate removal and trench profile after TMAH wet etching were evaluated by carrying out cross-sectional scanning electron microscopy (SEM) characterization on a Hitachi 4800.
Table I. Five Types of Films for Wet Chemical Etching

III. Results and Discussion
The etch rate (ER) of poly silicon on blanket wafers in 10 vol% TMAH at different process temperature is shown in Fig .1 (a) . The ERs of poly silicon on blanket wafers in TMAH solution with different concentrations etched at 80 °C is summarized in Fig. 1 (b) . One can see that the processing temperature had a remarkable impact on the ER, while the TMAH concentration had little effect on the ER. The ER increased by about 3 times when the temperature changed from 50 to 80 °C in 10 vol% TMAH. The ER remained unaltered as the TMAH concentration increased from 10 to 25 vol% at 80 °C process temperature.
The final wet etch condition was chosen as 10 vol% TMAH and 60 °C process temperature. Under this condition, the ER for thermal silicon oxide, silicon nitride, LTO, and HfSiON were also checked. For all these dielectrics, the ER selectivity were higher than 300. For HfSiON and silicon nitride, the selectivity was over 1000, as shown in Table II . It was found that the pre-removal of silicon oxide in dilute HF solution was very important to trigger the wet etching of the poly silicon dummy gate in TMAH, since a very thin layer of silicon oxide will completely prevent the attacking of poly silicon from TMAH. Two cross-sectional SEM micrographs for samples prepared by high-k first and high-k last procedures are shown in Fig. 2(a) and Fig. 2(b) . Obviously, for both high-k first and high-k last procedures, poly silicon gate trenches with CD of about 70 nm were produced. The poly silicon dummy gate was completely removed and no poly silicon residue can be found, even at the corners of trench. In addition, no over etching was observed and good trench profiles were obtained due to the high ER selectivity of poly silicon with respect to other materials mentioned above. The ideal transistor electric performance were obtained for both high-k first and high-k last procedures by using TMAH remove dummy poly silicon gate, which will be published by our research group. 
IV. Conclusions
A method of using TMAH as a chemical for removing the dummy poly silicon gate to form a gate trench was investigated for both high-k first/metal last and high-k last/metal last routes. It is found that poly silicon can be etched effectively by dipping the wafer in TMAH aqueous solution in a range of concentrations between 10 to 25 vol% after a dilute HF dipping for removing the native SiO 2 on the top of poly silicon. The etching rate is much more sensitive to the process temperature than to the TMAH concentration. High selectivity of poly silicon with respect to thermal SiO 2 , Si 3 N 4 , LTO and HfSiON was achieved in 10 vol% TMAH solution at 60 °C. Gate trenches with CD of about 70 nm were successfully fabricated using the selected conditions. The dummy poly silicon gate was removed completely and a good trench profile was observed. The above results demonstrate that the TMAH wet chemical etching is a promising method for the dummy poly silicon gate removal in the gate last integration scheme.
